docs(kernel): sync §0 P1 checklist with the completed §7a.3/§7a.4 rounds (#1343)

Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
This commit is contained in:
Colby Mchenry
2026-07-17 12:45:40 -05:00
committed by GitHub
co-authored by Claude Fable 5
parent 636c74a3d2
commit 705e501328
+8 -5
View File
@@ -59,11 +59,14 @@ them are the ORIGINAL plan and carry expectations that measurement later correct
kernel-scale runs each corrected the design (WAL file ≠ WAL backlog; kernel-scale runs each corrected the design (WAL file ≠ WAL backlog;
cgroup cache credit; pool net-negative at 2 cores; parse floor). The cgroup cache credit; pool net-negative at 2 cores; parse floor). The
2c/6GB envelope already improved 26.4 → 21.6min with counts byte-exact. 2c/6GB envelope already improved 26.4 → 21.6min with counts byte-exact.
Record runs DONE (§7a.2): 2c/6GB **20.4min (R6 23%), WAL 1.57GB (14×)**; Record runs DONE (§7a.2): 2c/6GB 20.4min, 8c/7GB 18.3min NO-OOM — byte-exact.
8c/7GB **18.3min, NO OOM, WAL 1.09GB** — all byte-exact. The <10min Batch-loop profile round DONE (§7a.3, #1339): countGuard quadratic killed,
target is NOT met and the gap is named: resolution is CORE-INVARIANT 19.3min. cFnPtr round DONE (§7a.4, #1341): 2.07× standalone, edge set
(835.9s on 8 cores ≈ 812.5s sequential on 2) — the next arc profiles the hash-identical, envelope **17.6min (R6 33%)**. The <10min-on-8c target
per-ref main-thread path, then cFnPtrEdges (86% of synthesis), then R7a. remains open; levers left, ranked: **R7a C/C++ port (parse 338s — the
last big rock)** > backpressure ~120s (checkpoint I/O floor) > E-scan/
settle/read-mapping (~7090s each, approaching honest work) > the 8c
re-run formality (est. ~15.5min).
- [ ] **R7a. C/C++ port** — biggest single-language effort; unlocks cg1212's parse - [ ] **R7a. C/C++ port** — biggest single-language effort; unlocks cg1212's parse
expectation (6.2m → ~1.52m, 23% of that wall) + CARLA/UE/llvm-class repos; expectation (6.2m → ~1.52m, 23% of that wall) + CARLA/UE/llvm-class repos;
Metal + CUDA ride along (their blanking pre-passes stay TS-side — `preParse` Metal + CUDA ride along (their blanking pre-passes stay TS-side — `preParse`